发明申请
- 专利标题: SYSTEM, AN APPARATUS AND A METHOD FOR PERFORMING CHIP-LEVEL ELECTROSTATIC DISCHARGE SIMULATIONS
- 专利标题(中): 系统,装置和执行芯片级静电放电模拟的方法
-
申请号: US12434573申请日: 2009-05-01
-
公开(公告)号: US20100169064A1公开(公告)日: 2010-07-01
- 发明人: Gianluca Boselli , Jonathan S. Brodsky , John E. Kunz, JR.
- 申请人: Gianluca Boselli , Jonathan S. Brodsky , John E. Kunz, JR.
- 申请人地址: US TX Dallas
- 专利权人: Texas Instruments Incorporated
- 当前专利权人: Texas Instruments Incorporated
- 当前专利权人地址: US TX Dallas
- 主分类号: G06F17/50
- IPC分类号: G06F17/50
摘要:
A modeler for components of an IC under ESD conditions, a method of simulating ESD behavior of an IC and an ESD simulation system. In one embodiment, the modeler includes: (1) a circuit analyzer configured to provide identified ESD cells and circuitry of the IC by comparing component information of the IC with predefined ESD protection elements and predefined circuit topologies and (2) a model generator configured to create linearized models of the identified ESD cells and the identified circuitry based on physical attributes associated with the identified ESD cells and the identified circuitry, wherein a combination of the linearized models represent operation of the IC component under ESD conditions.
公开/授权文献
信息查询