发明申请
- 专利标题: MEMORY SYSTEM AND CONTROLLER
- 专利标题(中): 存储系统和控制器
-
申请号: US12542222申请日: 2009-08-17
-
公开(公告)号: US20100169549A1公开(公告)日: 2010-07-01
- 发明人: Hirokuni YANO , Naoki Otsuka
- 申请人: Hirokuni YANO , Naoki Otsuka
- 申请人地址: JP Tokyo
- 专利权人: Kabushiki Kaisha Toshiba
- 当前专利权人: Kabushiki Kaisha Toshiba
- 当前专利权人地址: JP Tokyo
- 优先权: JP2008-335504 20081227
- 主分类号: G06F12/00
- IPC分类号: G06F12/00 ; G06F17/30 ; G06F12/08
摘要:
A controller sets, out of a data range that is specified in a read request from a host device, a predetermined size of a first data range that follows a top portion of the data range and a predetermined size of a second data range that follows the first data range, and after transfer, to the host device, of data corresponding to the first data range from a second storage unit or a third storage unit having smaller data output latency than the first storage unit in which read/write of data is performed is started, the controller searches for data corresponding to the second data range in the second storage unit or the third storage unit.
公开/授权文献
信息查询