发明申请
- 专利标题: Isostress grid array and method of fabrication thereof
- 专利标题(中): 异构网格阵列及其制造方法
-
申请号: US12923581申请日: 2010-09-29
-
公开(公告)号: US20110074009A1公开(公告)日: 2011-03-31
- 发明人: John A. Hughes , Christy A. Hagerty , Santos Nazario-Camacho , Keith K. Sturcken
- 申请人: John A. Hughes , Christy A. Hagerty , Santos Nazario-Camacho , Keith K. Sturcken
- 申请人地址: US NH Nashua
- 专利权人: BAE Systems Information & Electronic Systems Integration Inc.
- 当前专利权人: BAE Systems Information & Electronic Systems Integration Inc.
- 当前专利权人地址: US NH Nashua
- 主分类号: H01L23/49
- IPC分类号: H01L23/49 ; H01L21/60
摘要:
An electronic device package includes a substrate and wire columns arranged in groups about a neutral stress point of the substrate. The height of the wire columns is substantially uniform for the plural groups of wire columns, and a length of at least one of the wire columns is greater than the uniform height. A method of fabricating an electronic device package having a column grid array includes applying two templates on wire columns of the column grid array and bending at least one wire column to increase its length while maintaining a uniform height for the column grid array. In another aspect, an electronic device package substrate includes wire columns having at least one non-uniformity in lengths of the columns, and the length of a wire column corresponds to a distance of that wire column from the neutral stress point of the substrate. The non-uniformity of length in the wire columns reduces stress in the package leads after attachment of the package to a carrier substrate, such as a printed circuit board.
公开/授权文献
- US08519527B2 Isostress grid array and method of fabrication thereof 公开/授权日:2013-08-27
信息查询
IPC分类: