发明申请
US20110078540A1 INTERLACED ITERATIVE SYSTEM DESIGN FOR 1K-BYTE BLOCK WITH 512-BYTE LDPC CODEWORDS
有权
具有512位LDPC编码器的1K字节块的互连迭代系统设计
- 专利标题: INTERLACED ITERATIVE SYSTEM DESIGN FOR 1K-BYTE BLOCK WITH 512-BYTE LDPC CODEWORDS
- 专利标题(中): 具有512位LDPC编码器的1K字节块的互连迭代系统设计
-
申请号: US12610094申请日: 2009-10-30
-
公开(公告)号: US20110078540A1公开(公告)日: 2011-03-31
- 发明人: Xinde Hu , Sivagnanam Parthasarathy , Shayan Srinivasa Garani , Anthony Weathers , Richard Barndt
- 申请人: Xinde Hu , Sivagnanam Parthasarathy , Shayan Srinivasa Garani , Anthony Weathers , Richard Barndt
- 申请人地址: US TX Carrollton
- 专利权人: STMicroelectronics, Inc.
- 当前专利权人: STMicroelectronics, Inc.
- 当前专利权人地址: US TX Carrollton
- 主分类号: H03M13/05
- IPC分类号: H03M13/05 ; G06F11/10 ; H03M13/27
摘要:
To allow a single LDPC decoder to operate on both 512 B blocks and 4 KB blocks with comparable error correction performance, 512 KB blocks are interlaced to form a 1 KB data sequence, and four sequential 1 KB data sequences are concatenated to form a 4 KB sector. A de-interlacer between the detector and decoder forms multiple data sequence from a single data sequence output by the detector. The multiple data sequences are separately processed by a de-interleaver between the de-interlacer and the LDPC decoder, by the LDPC decoder, and by an interleaver at the output of the LDPD decoder. An interlacer recombines the multiple data sequences into a single output. Diversity may be improved by feeding interleaver seeds for respective codewords into the de-interleaver and interleaver during processing.
公开/授权文献
信息查询
IPC分类: