Invention Application
US20110147938A1 CONDUCTIVE VIA HOLE AND METHOD FOR FORMING CONDUCTIVE VIA HOLE 有权
导电通孔和形成通孔的导电方法

CONDUCTIVE VIA HOLE AND METHOD FOR FORMING CONDUCTIVE VIA HOLE
Abstract:
Provided is a technology for forming a conductive via hole to implement a three dimensional stacked structure of an integrated circuit. A method for forming a conductive via hole according to an embodiment of the present invention comprises: filling inside of a via hole structure that is formed in one or more of an upper portion and a lower portion of a substrate with silver by using a reduction and precipitation of silver in order to connect a plurality of stacked substrates by a conductor; filling a portion that is not filled with silver inside of the via hole structure by flowing silver thereinto; and sublimating residual material of silver oxide series, which is generated during the flowing, on an upper layer inside of the via hole structure filled with silver.
Public/Granted literature
Information query
Patent Agency Ranking
0/0