- 专利标题: DIE LEVEL INTEGRATED INTERCONNECT DECAL MANUFACTURING METHOD AND APPARATUS
-
申请号: US13186815申请日: 2011-07-20
-
公开(公告)号: US20110272450A1公开(公告)日: 2011-11-10
- 发明人: Peter A. Gruber , Jae-woong Nah
- 申请人: Peter A. Gruber , Jae-woong Nah
- 申请人地址: US NY Armonk
- 专利权人: INTERNATIONAL BUSINESS MACHINES CORPORATION
- 当前专利权人: INTERNATIONAL BUSINESS MACHINES CORPORATION
- 当前专利权人地址: US NY Armonk
- 主分类号: B23K3/08
- IPC分类号: B23K3/08 ; B23K3/06
摘要:
A die level integrated interconnect decal manufacturing method and apparatus for implementing the method. In accordance with the technology concerning the soldering of integrated circuits and substrates, and particularly providing for solder decal methods forming and utilization, in the present instance there are employed underfills which consist of a solid film material and which are applied between a semiconductor chip and the substrate in order to enhance the reliability of a flip chip package. In particular, the underfill material increases the resistance to fatigue of controlled collapse chip connect (C4) bumps.
公开/授权文献
信息查询
IPC分类: