Invention Application
- Patent Title: Multi-Chip Package Module And A Doped Polysilicon Trench For Isolation And Connection
- Patent Title (中): 多芯片封装模块和掺杂多晶硅沟槽隔离和连接
-
Application No.: US12834853Application Date: 2010-07-12
-
Publication No.: US20120007216A1Publication Date: 2012-01-12
- Inventor: Benedict C. K. Choy , Ching Chu , Haibing (Robin) Liu , Ming-Yuan Yeh
- Applicant: Benedict C. K. Choy , Ching Chu , Haibing (Robin) Liu , Ming-Yuan Yeh
- Assignee: Supertex, Inc.
- Current Assignee: Supertex, Inc.
- Main IPC: H01L29/00
- IPC: H01L29/00 ; H01L23/495

Abstract:
A circuit module comprises a die attach pad with a surface and a plurality of leads surrounding the surface. A nonconductive adhesive is on the surface. A plurality of electronic circuit dies are on the surface of the die attach pad. Each die has a top surface and a bottom surface with the bottom surface on the adhesive. The top surface has a plurality of bonding pads. A first electronic circuit die has at least one routing path of a conductive material connecting a first bonding pad to a second bonding pad. A first bonding wire connects a bonding pad of a second electronic circuit die to the first bonding pad of the first electronic die. A second bonding wire connects the second bonding pad of the first electronic circuit die to a lead. Where one of the dies contains vertical circuit element, where a doped layer forms a terminal along the bottom surface of the layer, a trench filled with doped polysilicon extends from the top surface to the terminal to connect to the terminal. The doped polysilicon filled trench also serves to isolate and separate different circuit elements.
Public/Granted literature
- US09048104B2 Multi-chip package module and a doped polysilicon trench for isolation and connection Public/Granted day:2015-06-02
Information query
IPC分类: