发明申请
- 专利标题： INTEGRATED CIRCUITS FOR PROVIDING CLOCK PERIODS AND OPERATING METHODS THEREOF
- 专利标题（中）： 用于提供时钟周期的集成电路及其操作方法
-
申请号： US12844204申请日： 2010-07-27
-
公开(公告)号： US20120026820A1公开(公告)日： 2012-02-02
- 发明人: Chiang PU , Ming-Chieh HUANG , Chan-Hong CHERN
- 申请人： Chiang PU , Ming-Chieh HUANG , Chan-Hong CHERN
- 申请人地址： TW Hsinchu
- 专利权人： TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
- 当前专利权人： TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
- 当前专利权人地址： TW Hsinchu
- 主分类号： G11C7/00
- IPC分类号： G11C7/00 ; G05F1/10
摘要：
An integrated circuit includes a capacitor. A switch is electrically coupled with the capacitor in a parallel fashion. A comparator includes a first input node, a second input node, and an output node. The second input node is electrically coupled with a first plate of the capacitor. The output node is electrically coupled with the switch. A transistor is electrically coupled with a second plate of the capacitor. A circuit is electrically coupled with a gate of the transistor. The circuit is configured to provide a bias voltage to the gate of the transistor so as to control a current that is supplied to charge the capacitor.