发明申请
- 专利标题: MEMORY CONTROLLER ADDRESS AND DATA PIN MULTIPLEXING
- 专利标题(中): 内存控制器地址和数据引脚多路复用
-
申请号: US13050948申请日: 2011-03-18
-
公开(公告)号: US20120239900A1公开(公告)日: 2012-09-20
- 发明人: Hemant Nautiyal , Dhruv Satsangi
- 申请人: Hemant Nautiyal , Dhruv Satsangi
- 申请人地址: US TX Austin
- 专利权人: FREESCALE SEMICONDUCTOR, INC
- 当前专利权人: FREESCALE SEMICONDUCTOR, INC
- 当前专利权人地址: US TX Austin
- 主分类号: G06F12/00
- IPC分类号: G06F12/00
摘要:
A system and a method for configuring a memory controller that communicates with a memory device muxes selected pins for the data transfer. The memory controller includes a set of pins where each pin of the set is associated with a data bit and an address bit. A programmable logic block is connected to the set of pins and uses a subset of the set of pins to enable data transfer between the memory device and the memory controller depending on the size of the memory device such that the pins not included in the subset are available for other applications.
公开/授权文献
- US08321649B2 Memory controller address and data pin multiplexing 公开/授权日:2012-11-27
信息查询