Invention Application
US20140022846A1 NAND FLASH MEMORY HAVING MULTIPLE CELL SUBSTRATES 有权
具有多个单元基板的NAND闪存

NAND FLASH MEMORY HAVING MULTIPLE CELL SUBSTRATES
Abstract:
A NAND flash memory bank having a plurality of bitlines of a memory array connected to a page buffer, where NAND cell strings connected to the same bitline are formed in at least two well sectors. At least one well sector can be selectively coupled to an erase voltage during an erase operation, such that unselected well sectors are inhibited from receiving the erase voltage. When the area of the well sectors decrease, a corresponding decrease in the capacitance of each well sector results. Accordingly, higher speed erasing of the NAND flash memory cells relative to a single well memory bank is obtained when the charge pump circuit drive capacity remains unchanged. Alternately, a constant erase speed corresponding to a single well memory bank is obtained by matching a well segment having a specific area to a charge pump with reduced drive capacity. A reduced drive capacity charge pump will occupy less semiconductor chip area, thereby reducing cost.
Public/Granted literature
Information query
Patent Agency Ranking
0/0