发明申请
- 专利标题: CIRCUIT SUBSTRATE HAVING NOISE SUPPRESSION STRUCTURE
- 专利标题(中): 具有噪声抑制结构的电路基板
-
申请号: US14113187申请日: 2012-04-25
-
公开(公告)号: US20140049343A1公开(公告)日: 2014-02-20
- 发明人: Jun Sakai
- 申请人: Jun Sakai
- 申请人地址: JP Tokyo
- 专利权人: NEC CORPORATION
- 当前专利权人: NEC CORPORATION
- 当前专利权人地址: JP Tokyo
- 优先权: JP2011-100971 20110428
- 国际申请: PCT/JP2012/061107 WO 20120425
- 主分类号: H01P7/08
- IPC分类号: H01P7/08
摘要:
A circuit substrate has three wiring layers, wherein a signal line is formed in a first wiring layer; a ground plane is formed in a second wiring layer; a resonant line is formed in a third wiring layer. A circumferential slit is formed in the ground plane, wherein an island electrode separated from the ground plane is formed inside the slit. The left end of the resonant line is connected to the island electrode through an interlayer-connecting via, while the right end of the resonant line is connected to the ground plane through an interlayer-connecting via. A transmission line (or a microstrip line) is formed using the signal line and the ground plane, and therefore a complex resonator is formed to embrace the transmission line. This achieves band elimination with regard to a signal component of a resonance frequency among signals propagating through the microstrip line. Thus, it is possible to form a noise suppression structure without mounting additional parts on the circuit substrate, and therefore it is possible to effectively eliminate power distribution noise and noise propagating through the signal line with a small and simple configuration.
公开/授权文献
- US08994470B2 Circuit substrate having noise suppression structure 公开/授权日:2015-03-31
信息查询