Invention Application
US20140061285A1 CONNECTION VERIFICATION TECHNIQUE 有权
连接验证技术

CONNECTION VERIFICATION TECHNIQUE
Abstract:
Some embodiments of the present invention are generally directed to testing connections of a memory device to a circuit board or other device. In one embodiment, a memory device that is configured to facilitate continuity testing between the device and a printed circuit board or other device is disclosed. The memory device includes a substrate and two connection pads that are electrically coupled to one another via a test path. A system and method for testing the connections between a memory device and a circuit board or other device are also disclosed, as are additional techniques for detecting excess temperature and enabling special functionalities using multi-stage connection pads.
Public/Granted literature
Information query
Patent Agency Ranking
0/0