Invention Application
US20140264902A1 Novel Patterning Approach for Improved Via Landing Profile 有权
改进通道着陆轮廓的新型图案化方法

Novel Patterning Approach for Improved Via Landing Profile
Abstract:
The present disclosure is directed to a semiconductor structure and a method of manufacturing a semiconductor structure in which a spacer element is formed adjacent to a metal body embedded in a first dielectric layer of a first interconnect layer. A via which is misaligned relative to an edge of the metal body is formed in a second dielectric material in second interconnect layer disposed over the first interconnect layer and filled with a conductive material which is electrically coupled to the metal body. The method allows for formation of an interconnect structure without encountering the various problems presented by via substructure defects in the dielectric material of the first interconnect layer, as well as eliminating conventional gap-fill metallization issues.
Public/Granted literature
Information query
Patent Agency Ranking
0/0