Invention Application
US20150015331A1 Method and Circuit for Controlled Gain Reduction of a Differential Pair 有权
控制增益减小差分对的方法和电路

Method and Circuit for Controlled Gain Reduction of a Differential Pair
Abstract:
The present document relates to multi-stage amplifiers, such as linear regulators or linear voltage regulators (e.g. low-dropout regulators) configured to provide a constant output voltage subject to load transients. A multi-stage amplifier is described, having a differential amplification stage which comprises a differential transistor pair. The differential amplification stage is configured to provide a stage output voltage at a stage output node of the differential transistor pair, based on a first input voltage at a first stage input node and a second input voltage at a second stage input node. The differential transistor pair also comprises a reference node. The differential amplification stage further comprises an active load comprising a first diode transistor coupled to the reference node and a first mirror transistor coupled to the stage output node.
Information query
Patent Agency Ranking
0/0