发明申请
US20150108496A1 GROUP III-N TRANSISTOR ON NANOSCALE TEMPLATE STRUCTURES 有权
纳米晶体结构的III-N族晶体管

GROUP III-N TRANSISTOR ON NANOSCALE TEMPLATE STRUCTURES
摘要:
A III-N semiconductor channel is formed on a III-N transition layer formed on a (111) or (110) surface of a silicon template structure, such as a fin sidewall. In embodiments, the silicon fin has a width comparable to the III-N epitaxial film thicknesses for a more compliant seeding layer, permitting lower defect density and/or reduced epitaxial film thickness. In embodiments, a transition layer is GaN and the semiconductor channel comprises Indium (In) to increase a conduction band offset from the silicon fin. In other embodiments, the fin is sacrificial and either removed or oxidized, or otherwise converted into a dielectric structure during transistor fabrication. In certain embodiments employing a sacrificial fin, the III-N transition layer and semiconductor channel is substantially pure GaN, permitting a breakdown voltage higher than would be sustainable in the presence of the silicon fin.
公开/授权文献
信息查询
0/0