A display apparatus includes a display panel, a timing controller, a gate driver, and a data driver. The display panel includes a plurality of pixel groups. Each of the pixel groups includes a first pixel and a second pixel disposed adjacent to the first pixel. The first and second pixels together include n (n is an odd number equal to or greater than 3) sub-pixels. The first and second pixels share their collective {(n+1)/2}th sub-pixel.