The present disclosure relates to an integrated circuit. The integrated circuit includes a memory controller. The integrated circuit includes a first memory coupled to the memory controller. The integrated circuit includes a processor core coupled to the memory controller. The integrated circuit includes a secure core that includes a second memory. The secure core is configured to inspect the first memory and detect a security event.