Invention Application
US20160163796A1 SEMICONDUCTOR DEVICES WITH STRUCTURES FOR SUPPRESSION OF PARASITIC BIPOLAR EFFECT IN STACKED NANOSHEET FETS AND METHODS OF FABRICATING THE SAME
有权
具有抑制堆叠纳米晶体FET中PARASITIC双极效应的结构的半导体器件及其制造方法
- Patent Title: SEMICONDUCTOR DEVICES WITH STRUCTURES FOR SUPPRESSION OF PARASITIC BIPOLAR EFFECT IN STACKED NANOSHEET FETS AND METHODS OF FABRICATING THE SAME
- Patent Title (中): 具有抑制堆叠纳米晶体FET中PARASITIC双极效应的结构的半导体器件及其制造方法
-
Application No.: US14952152Application Date: 2015-11-25
-
Publication No.: US20160163796A1Publication Date: 2016-06-09
- Inventor: Borna J. Obradovic , Ryan Hatcher , Robert C. Bowen , Mark S. Rodder
- Applicant: Borna J. Obradovic , Ryan Hatcher , Robert C. Bowen , Mark S. Rodder
- Main IPC: H01L29/06
- IPC: H01L29/06 ; H01L29/78 ; H01L29/16

Abstract:
A device may include a nanosheet field effect transistor (FET) that may include a substrate, a well that is doped with impurities at a surface of the substrate, a channel including a plurality of stacked nanosheets, a gate, a conductive material, and an isolation layer. Ones of the plurality of stacked nanosheets may include a semiconductor material that may be doped with impurities of the same conductivity type as the impurities of the well. The conductive material may be adjacent the plurality of nanosheets and may electrically connect ones of the plurality of nanosheets to the well. The isolation layer may electrically insulate the well from the workfunction metal.
Public/Granted literature
Information query
IPC分类: