Invention Application
US20170060586A1 LOAD STORE CIRCUIT WITH DEDICATED SINGLE OR DUAL BIT SHIFT CIRCUIT AND OPCODES FOR LOW POWER ACCELERATOR PROCESSOR
审中-公开
具有专用单个或双位移位电路的负载存储电路和低功率加速器处理器的操作码
- Patent Title: LOAD STORE CIRCUIT WITH DEDICATED SINGLE OR DUAL BIT SHIFT CIRCUIT AND OPCODES FOR LOW POWER ACCELERATOR PROCESSOR
- Patent Title (中): 具有专用单个或双位移位电路的负载存储电路和低功率加速器处理器的操作码
-
Application No.: US14840308Application Date: 2015-08-31
-
Publication No.: US20170060586A1Publication Date: 2017-03-02
- Inventor: Srinivas Lingam , Seok-Jun Lee
- Applicant: Texas Instruments Incorporated
- Applicant Address: US TX Dallas
- Assignee: Texas Instruments Incorporated
- Current Assignee: Texas Instruments Incorporated
- Current Assignee Address: US TX Dallas
- Main IPC: G06F9/30
- IPC: G06F9/30 ; G06F13/40

Abstract:
Described examples include integrated circuits such as microcontrollers with a low energy accelerator processor circuit or other application specific integrated processor circuit including a load store circuit operative to perform load and store operations associated with at least one register and a low gate count shift circuit to selectively shift the data of the register by only an integer number bits less than the register data width without using a barrel shifter for low power operation to support vector operations for FFT or filtering functions.
Public/Granted literature
Information query