Invention Application
- Patent Title: ISOLATED III-N SEMICONDUCTOR DEVICES
-
Application No.: US14951927Application Date: 2015-11-25
-
Publication No.: US20170148905A1Publication Date: 2017-05-25
- Inventor: Naveen Tipirneni , Sameer Pendharkar
- Applicant: Texas Instruments Incorporated
- Main IPC: H01L29/778
- IPC: H01L29/778 ; H01L29/06 ; H01L29/20

Abstract:
A semiconductor device with a substrate, a low defect layer formed in a fixed position relative to the substrate, and a barrier layer comprising III-N semiconductor material formed on the low-defect layer and forming an electron gas in the low-defect layer. The device also has a source contact, a drain contact, and a gate contact for receiving a potential, the potential for adjusting a conductive path in the electron gas and between the source contact and the drain contact. Lastly, the device has a one-sided PN junction between the barrier layer and the substrate.
Public/Granted literature
- US09685545B2 Isolated III-N semiconductor devices Public/Granted day:2017-06-20
Information query
IPC分类: