Invention Application
- Patent Title: LOW SHEET RESISTANCE GaN CHANNEL ON Si SUBSTRATE USING InAlN AND AlGaN BI-LAYER CAPPING STACK
-
Application No.: US15499774Application Date: 2017-04-27
-
Publication No.: US20170236928A1Publication Date: 2017-08-17
- Inventor: Sansaptak DASGUPTA , Han Wui THEN , Marko RADOSAVLJEVIC , Sanaz K. GARDNER , Seung Hoon SUNG , Benjamin CHU-KUNG , Robert S. CHAU
- Applicant: Intel Corporation
- Main IPC: H01L29/778
- IPC: H01L29/778 ; H01L29/423 ; H01L29/66 ; H01L21/306 ; H01L29/20

Abstract:
Transistors or transistor layers include an InAlN and AlGaN bi-layer capping stack on a 2DEG GaN channel, such as for GaN MOS structures on Si substrates. The GaN channel may be formed in a GaN buffer layer or stack, to compensate for the high crystal structure lattice size and coefficient of thermal expansion mismatch between GaN and Si. The bi-layer capping stack an upper InAlN layer on a lower AlGaN layer to induce charge polarization in the channel, compensate for poor composition uniformity (e.g., of Al), and compensate for rough surface morphology of the bottom surface of the InAlN material. It may lead to a sheet resistance between 250 and 350 ohms/sqr. It may also reduce bowing of the GaN on Si wafers during growth of the layer of InAlN material, and provide a AlGaN setback layer for etching the InAlN layer in the gate region.
Information query
IPC分类: