- 专利标题: ON-CHIP MONITOR CIRCUIT AND SEMICONDUCTOR CHIP
-
申请号: US15543501申请日: 2016-01-12
-
公开(公告)号: US20180004944A1公开(公告)日: 2018-01-04
- 发明人: Makoto NAGATA , Jean-Luc DANGER , Daisuke FUJIMOTO , Shivam BHASIN
- 申请人: NATIONAL UNIVERSITY CORPORATION KOBE UNIVERSITY , TELECOM PARISTECH
- 优先权: JP2015-004346 20150113
- 国际申请: PCT/JP2016/050725 WO 20160112
- 主分类号: G06F21/55
- IPC分类号: G06F21/55 ; G01R31/28
摘要:
Provided is an on-chip monitor circuit mounted on a semiconductor chip that is equipped with a security function module for performing a security function process on an input signal and outputting a security function signal, the on-chip monitor circuit comprising a monitor circuit for monitoring signal waveforms of the semiconductor chip, wherein the circuit is provided with a first storage means for storing data that designates a window period in which to perform a test of the semiconductor chip, and a control means for performing control to operate the circuit during the window period, when a prescribed test signal is inputted to the security function module. By using the on-chip monitor circuit in a semiconductor chip of which security is required, security attacks, e.g., a Trojan horse or the like, intended to embed a malicious circuit in the production stage of security function module-equipped semiconductors chips, can be prevented.
公开/授权文献
- US10776484B2 On-chip monitor circuit and semiconductor chip 公开/授权日:2020-09-15