STATIC RANDOM ACCESS MEMORY (SRAM) ASSIST CIRCUIT
Abstract:
The present disclosure relates to semiconductor structures and, more particularly, to a static random access memory assist circuit and methods of implementation and manufacture. The structure includes at least one static random access memory (SRAM) cell and a read assist circuit structured to apply a negative voltage to the at least one SRAM cell upon asserting of a wordline of the at least one SRAM cell.
Public/Granted literature
Information query
Patent Agency Ranking
0/0