Integrated circuits with electrostatic discharge (ESD) protection and methods of providing ESD protection in an integrated circuit are provided, which include an ability to off-chip disable/enable the ESD protection. An ESD Protection Circuit incorporates a disable/enable device coupled to the ESD protection circuit. The disable/enable is addressable from a pin out, e.g., an ESD disable/enable pin of the IC package.