- 专利标题: PRE-SYNAPTIC LEARNING USING DELAYED CAUSAL UPDATES
-
申请号: US15294666申请日: 2016-10-14
-
公开(公告)号: US20180107922A1公开(公告)日: 2018-04-19
- 发明人: Somnath Paul , Charles Augustine , Muhammad M. Khellah
- 申请人: Intel Corporation
- 主分类号: G06N3/08
- IPC分类号: G06N3/08 ; G06N99/00
摘要:
A processor or integrated circuit includes a memory to store weight values for a plurality neuromorphic states and a circuitry coupled to the memory. The circuitry is to detect an incoming data signal for a pre-synaptic neuromorphic state and initiate a time window for the pre-synaptic neuromorphic state in response to detecting the incoming data signal. The circuitry is further to, responsive to detecting an end of the time window: retrieve, from the memory, a weight value for a post-synaptic neuromorphic state for which an outgoing data signal is generated during the time window, the post-synaptic neuromorphic state being a fan-out connection of the pre-synaptic neuromorphic state; perform a causal update to the weight value, according to a learning function, to generate an updated weight value; and store the updated weight value back to the memory.
公开/授权文献
- US10748060B2 Pre-synaptic learning using delayed causal updates 公开/授权日:2020-08-18
信息查询