A preferred image-recognition processor comprises a plurality of storage-processing units (SPU), with each SPU comprising at least a three-dimensional memory (3D-M) array vertically stacked above a pattern-processing circuit. The 3D-M array stores at least a portion of an image model from an image model database. The image data from the input are sent to all SPUs, which perform pattern recognition simultaneously.