An interface protection circuit and a device interface are disclosed. The interface protection circuit includes a capacitor and a transient voltage suppressor (TVS) transistor. A first end of the capacitor is connected to a connection port, a second end of the capacitor is connected to a first end of the TVS transistor and an interface chip, and a second end of the TVS transistor is grounded.