Invention Application
- Patent Title: Fiber Attach Enabled Wafer Level Fanout
-
Application No.: US16685838Application Date: 2019-11-15
-
Publication No.: US20200158959A1Publication Date: 2020-05-21
- Inventor: Shahab Ardalan , Michael Davenport , Roy Edward Meade
- Applicant: Ayar Labs, Inc.
- Main IPC: G02B6/30
- IPC: G02B6/30 ; G02B6/122 ; H01L21/56

Abstract:
A package assembly includes a silicon photonics chip having an optical waveguide exposed at a first side of the chip and an optical fiber coupling region formed along the first side of the chip. The package assembly includes a mold compound structure formed to extend around second, third, and fourth sides of the chip. The mold compound structure has a vertical thickness substantially equal to a vertical thickness of the chip. The package assembly includes a redistribution layer formed over the chip and over a portion of the mold compound structure. The redistribution layer includes electrically conductive interconnect structures to provide fanout of electrical contacts on the chip to corresponding electrical contacts on the redistribution layer. The redistribution layer is formed to leave the optical fiber coupling region exposed. An optical fiber is connected to the optical fiber coupling region in optical alignment with the optical waveguide within the chip.
Public/Granted literature
- US11163120B2 Fiber attach enabled wafer level fanout Public/Granted day:2021-11-02
Information query