MEMORY SYSTEM WITH DYNAMIC CALIBRATION USING A TRIM MANAGEMENT MECHANISM
Abstract:
A system comprises a memory device comprising a plurality of memory cells; and a processing device coupled to the memory device, the processing device configured to iteratively: calibrate read levels based on associated read results, wherein the read levels are tracked via optimization target data that at least initially includes at least one read level in addition to a target trim; and remove a calibrated read level from the optimization target data when the calibrated read level satisfies a calibration condition.
Information query
Patent Agency Ranking
0/0