SEMICONDUCTOR PACKAGE WITH IMPROVED BOARD LEVEL RELIABILITY
Abstract:
A semiconductor package includes a die attach pad, a plurality of lead terminals positioned about the die attach pad and disposed along side edges of the semiconductor package, a semiconductor die mounted on the die attach pad, a molding compound encapsulating the plurality of lead terminals and the semiconductor die, and at least one dummy lead disposed in a corner region of the semiconductor package between the plurality of lead terminals.
Public/Granted literature
Information query
Patent Agency Ranking
0/0