PROCESSOR USING HOST MEMORY BUFFER AND STORAGE SYSTEM INCLUDING THE PROCESSOR
Abstract:
A processor configured to control a storage device includes at least one host write buffer generated based on device information of the storage device, and a control module configured to control the at least one host write buffer. The control module is further configured to store, in the at least one host write buffer, a plurality of write commands and merge the plurality of write commands to generate a merged write command.
Information query
Patent Agency Ranking
0/0