According to one embodiment, an array substrate includes a semiconductor layer, a first electrode in contact with the semiconductor layer, a second electrode separated from the first electrode and in contact with the semiconductor layer, a first insulating layer which covers the first electrode and the second electrode, a gate electrode disposed above the first insulating layer and opposing the semiconductor layer, and the semiconductor layer comprising an aperture located between the first electrode and the second electrode in plan view.