ADDRESS MAP CACHING FOR A MEMORY SYSTEM
Abstract:
A system having non-volatile media, a volatile memory, and a controller configured to process requests from a host system to store data in the non-volatile media or retrieve data from the non-volatile media. The non-volatile media has a quantity of memory units and stores an address map that defines logical addresses used in the requests in terms of physical addresses of the memory units in the non-volatile media. The host system has a memory connected to the system via a communication channel. The system has a cache manager that stores a first portion of the address map in the volatile memory of the system and a second portion of the address map in the memory of the host system. In response to an operation that uses a logical address defined in the second portion, the cache manager retrieves the second portion of the address map from the memory.
Information query
Patent Agency Ranking
0/0