发明授权
- 专利标题: Method for manufacturing semiconductor structures by anisotropic and isotropic etching
- 专利标题(中): 通过各向异性蚀刻制造半导体结构的方法
-
申请号: US911659申请日: 1978-06-01
-
公开(公告)号: US4187125A公开(公告)日: 1980-02-05
- 发明人: Wolfgang M. Feist
- 申请人: Wolfgang M. Feist
- 申请人地址: MA Lexington
- 专利权人: Raytheon Company
- 当前专利权人: Raytheon Company
- 当前专利权人地址: MA Lexington
- 主分类号: H01L21/306
- IPC分类号: H01L21/306 ; H01L21/308 ; H01L21/76 ; H01L21/762 ; H01L21/764 ; H01L29/06 ; H01L21/302
摘要:
Semiconductor integrated circuit structures and manufacturing methods wherein isolation grooves are etched into a semiconductor body by first bringing an anisotropic etchant in contact with portions of the surface of the body which are exposed by windows formed in an etch-resistant mask to form grooves with side walls which intersect the surface at acute angles. Next, an isotropic etchant is brought in contact with the walls of the etched grooves to remove portions of the body which are underneath the etch-resistant mask such that the mask extends over the side walls of the resulting grooves, the bottom walls of such grooves are disposed under the windows and the side walls maintain acute angle intersection with the surface. Junction isolation regions are formed by ion implanting particles into the bottom walls of the grooves, the mask shielding the side walls from such particles. This self-aligning process accurately controls the placement of the junction isolation regions and thereby reduces the depth required for the grooves in providing dielectric isolation. Because the grooves have side walls which intersect the surface at acute angles, and because the grooves are relatively shallow because of the addition of accurately placed junction isolation regions, subsequent metallization processing is more readily controllable.
信息查询
IPC分类: