发明授权
US4675837A Digital arithmetic unit having shortened processing time and a simplified structure 失效
具有缩短处理时间和简化结构的数字运算单元

Digital arithmetic unit having shortened processing time and a
simplified structure
摘要:
A digital arithmetic unit useful in data processing digital circuits comprises a plurality of stages each having two half-adders combined into a full adder and a carry logic element. An objective is to shorten the processing time for the addition and subtraction of binary numbers. For this purpose, the stages are divided into at least two groups and two separate carry paths are provided within each group. One of the carry paths is only switched on by means of selection logic elements. The activation occurs sequentially in group-wise fashion after simultaneous carry runs in all carry paths. The advantage particularly consists of the chronological coincidence of the carry runs in all groups.
公开/授权文献
信息查询
0/0