发明授权
US4851711A Asymmetrical clock chopper delay circuit 失效
不对称时钟斩波延迟电路

Asymmetrical clock chopper delay circuit
摘要:
An asymmetrical delay generator for use in a clock chopping circuit is disclosed. The circuit has a complementary transistor switch memory cell in it. That cell is operated in a mode where one half of the cell operates in saturation mode. That half of the cell controls the pulse width of the chopper. The other half of the cell is not operated in saturation and controls the resetting of the chopper and hence the maximum clock rate at which the circuit will operate.
公开/授权文献
信息查询
0/0