发明授权
- 专利标题: Method and apparatus for the optimization of thyristor power supply transport time delay
- 专利标题(中): 晶闸管电源传输延时优化的方法和装置
-
申请号: US404393申请日: 1989-09-08
-
公开(公告)号: US4982145A公开(公告)日: 1991-01-01
- 发明人: Robert S. Peterson
- 申请人: Robert S. Peterson
- 申请人地址: NJ Somerville
- 专利权人: AEG Westinghouse Industrial Automation Corporation
- 当前专利权人: AEG Westinghouse Industrial Automation Corporation
- 当前专利权人地址: NJ Somerville
- 主分类号: H02P7/292
- IPC分类号: H02P7/292 ; H02M7/529 ; H02P7/285 ; H02P23/00
摘要:
A digital current control arrangement for optimizing the transport time delay of a thyristor power supply used as a source of armature current for a DC motor utilizes a coarse gate angle interrupt subroutine to perform a preliminary calculation of the gate firing angle for the next thyristor to be fired. The coarse gate angle calculation is performed at a predetermined time following the firing of a previous thyristor. A finite gate angle interrupt subroutine is also provided for recalculating the gate firing angle at a second predetermined time just prior to the firing of the thyristor. The finite and coarse gate angle interrupt subroutines both perform their respective calculations using the common parameters. A flag passing arrangement is also included in the current control arrangement and is effective to insure that the finite gate firing angle is the preferred calculation used in the firing of the next thyristor.
公开/授权文献
- US5682486A Video display and control of multiple graphical interfaces 公开/授权日:1997-10-28
信息查询