发明授权
US5001361A Master-slave flip-flop circuit 失效
主从触发器电路

Master-slave flip-flop circuit
摘要:
A master-slave flip-flop circuit is made up of a master part which holds a data signal responsive to a clock signal and outputs the held data signal in the form of complementary output signals, and a slave part which holds the complementary output signals responsive to the clock signal and outputs at least one of the held complementary output signals. The complementary output signals of the master part have a logic amplitude which is smaller than a logic amplitude of the output signal of the slave part to ensure correct operation even when the data signal and the clock signal have high frequencies.
公开/授权文献
信息查询
0/0