发明授权
US5268586A Vertical power MOS device with increased ruggedness and method of
fabrication
失效
垂直功率MOS器件具有增强的耐用性和制造方法
- 专利标题: Vertical power MOS device with increased ruggedness and method of fabrication
- 专利标题(中): 垂直功率MOS器件具有增强的耐用性和制造方法
-
申请号: US842853申请日: 1992-02-25
-
公开(公告)号: US5268586A公开(公告)日: 1993-12-07
- 发明人: Satyendranath Mukherjee , Manjin J. Kim
- 申请人: Satyendranath Mukherjee , Manjin J. Kim
- 申请人地址: NY New York
- 专利权人: North American Philips Corporation
- 当前专利权人: North American Philips Corporation
- 当前专利权人地址: NY New York
- 主分类号: H01L21/336
- IPC分类号: H01L21/336 ; H01L29/10 ; H01L29/78
摘要:
A semiconductor device of improved ruggedness is provided which comprises a semiconductor substrate having a region of a first conductivity type on a major surface thereof; a first base region of opposite conductivity type formed selectively within said regions of first conductivity type; a second base region of opposite conductivity type formed selectively within said first base region and having a higher impurity concentration than that of said first base region; a source region of one conductivity type formed within said first and second base regions and overlying said second base region; and a polysilicon gate electrode opposed to a channel region with a gate insulating layer interposed therebetween; wherein the second base region and the source region are formed substantially entirely within the first base region; the second base region is smaller in depth than the first base region and is formed at a distance sufficiently close to the channel region to effectively reduce parasitic resistance in the first base region, the lateral edges of the second base region being substantially aligned with the lateral edges of the gate electrode; the first base region and the source region are formed by sequential implantation through the polysilicon gate electrode region using the polysilicon gate electrode as a self-aligned mask, followed by implantation of the second base region without substantial lateral diffusion using the polysilicon gate electrode as a mask; and the polysilicon gate electrode is of a thickness sufficient to mask for selected depths of implantation in the first base region.
信息查询
IPC分类: