Invention Grant
- Patent Title: Discrete cosine transformation processor
- Patent Title (中): 离散余弦变换处理器
-
Application No.: US997326Application Date: 1992-12-28
-
Publication No.: US5331584APublication Date: 1994-07-19
- Inventor: Toshiaki Kitsuki , Akira Sawada
- Applicant: Toshiaki Kitsuki , Akira Sawada
- Applicant Address: JPX Tokyo
- Assignee: NEC Corporation
- Current Assignee: NEC Corporation
- Current Assignee Address: JPX Tokyo
- Priority: JPX3-360287 19911227
- Main IPC: H03M7/30
- IPC: H03M7/30 ; G06F17/14 ; G06T9/00 ; H04N1/41 ; H04N19/42 ; H04N19/436 ; H04N19/60 ; H04N19/625 ; G06F7/38

Abstract:
A discrete cosine transformation processor subjects a plurality of input data to addition or subtraction at an adder/subtracter with two combinations according to the control signal every clock pulse so as to output a plurality of combination data. The combination data are assigned to eight groups according to certain combinations and each of them is input to one of eight selection circuits. The selection circuit selects one data from the combination input data according to the control signal and outputs the selected data every clock pulse. A multiplier receives the data selected by the selection circuit and multiplies it by a predetermined coefficient every clock pulse. Further, a second adder/subtracter subjects the output data from the multiplier to addition or subtraction in different combinations according to the control signal to determine cosine transformation coefficient to inverse cosine transformation coefficients.
Information query
IPC分类: