发明授权
US5357521A Address sensitive memory testing 失效
处理敏感内存测试

Address sensitive memory testing
摘要:
A method for testing directly addressable memory in a computer system uses address sensitive test data. When a memory error occurs, or when an initial testing of the memory indicates an error, the affected locations are retested with selected address sensitive memory test patterns. Proper address sensitive pattern selection allows all of the data bits, ECC data bits and address parity bits to be tested.
公开/授权文献
信息查询
0/0