Invention Grant
US5406218A Phase demodulator receiving inputs from phase detector and binary phase detector 失效
相位解调器从相位检测器和二进制相位检测器接收输入

Phase demodulator receiving inputs from phase detector and binary phase
detector
Abstract:
A demodulation circuit comprises: a phase detection circuit for determining an absolute value of a phase difference between an input signal to be demodulated and a reference signal; a binary phase detection circuit for converting a phase lead or lag between the input signal and the reference signal into a sign of phase difference; and a phase demodulation circuit for calculating, from the absolute value and the sign of phase difference, a phase difference quantity between the input signal and the reference signal and for performing a delay detection on the phase difference quantity; wherein the binary phase detection circuit includes a delay circuit which generates a delay time corresponding to the operation delay of the phase detection circuit; and wherein the phase detection circuit includes a level limiter circuit to limit an internal signal voltage and a reference voltage adjust circuit to correct deviations in the internal signal voltage.
Public/Granted literature
Information query
Patent Agency Ranking
0/0