发明授权
US5524098A Controlling synchronous serial access to a multiport memory 失效
控制对多端口存储器的同步串行访问

Controlling synchronous serial access to a multiport memory
摘要:
An integrated circuit multiport memory supports synchronous access through a serial port. In operation, a multiport memory of the present invention is coupled to a free running clock signal and a clock enable signal for internally synchronizing serial access. The external clock enable signal prevents incrementing the sequence of serial access when serial access is interrupted. In a synchronous memory of the present invention, the write data signal need not be held after the active edge of the serial clock, since serial data hold time is made independent of serial access memory write timing parameters. When serial data signals are conveyed on a bidirectional line of a asynchronous serial data port of the present invention, a direction control circuit of the present invention is responsive to transfer and write enable signals and independent of the conventional serial output enable signal.
公开/授权文献
信息查询
0/0