发明授权
- 专利标题: Multiphase clock synthesizer having a plurality of phase shifted inputs to a plurality of phase comparators in a phase locked loop
- 专利标题(中): 多相时钟合成器具有在锁相环中的多个相位比较器的多个相移输入
-
申请号: US378798申请日: 1995-01-27
-
公开(公告)号: US5550515A公开(公告)日: 1996-08-27
- 发明人: Jui Liang , Ramon Co , Ann Gui
- 申请人: Jui Liang , Ramon Co , Ann Gui
- 申请人地址: CA Milpitas
- 专利权人: Opti, Inc.
- 当前专利权人: Opti, Inc.
- 当前专利权人地址: CA Milpitas
- 主分类号: H03L7/07
- IPC分类号: H03L7/07 ; H03L7/087 ; H03L7/089 ; H03L7/099 ; H03L7/191 ; H03L7/18
摘要:
A phase-locked loop wherein the output signal is effectively sampled at an increased rate from conventional phase-locked loops, allowing for a greater increase in the ratio of the output frequency to the input frequency while reducing the possibility of jitter or failure to lock. Multiple differently phased reference signals and correspondingly phased feedback signals are produced. The comparison of the feedback signals and the reference signals produce multiple error signals which are combined to adjust the oscillation frequency of the voltage-controlled oscillator.
公开/授权文献
信息查询