Invention Grant
US5590065A Digital decimation filter for delta sigma analog-to-digital conversion with reduced hardware compelexity 失效
数字抽取滤波器,用于减少硬件复合度的西格玛模数转换

Digital decimation filter for delta sigma analog-to-digital conversion
with reduced hardware compelexity
Abstract:
A decimation filter includes a plurality of integration stages, at least one decimation stage, and a plurality of differentiation stages followed by a FIR filter. At least one of the integration stages, the decimation stage, and the differentiator stages, and the FIR filter are implemented in a single ALU which includes a single adder, a ROM, and a RAM. The different sampling rates of the integrator stage and the FIR filter requires the storage of intermediate results in RAM of the FIR filter calculations.
Information query
Patent Agency Ranking
0/0