发明授权
US5623700A Interface circuit having zero latency buffer memory and cache memory information transfer 失效
接口电路具有零延迟缓冲存储器和高速缓冲存储器信息传输

Interface circuit having zero latency buffer memory and cache memory
information transfer
摘要:
A caching disk controller is provided which includes a bus bridge that forms an interface between a memory of the disk controller and a host computer. The caching disk controller further includes a SCSI processor for controlling the transfer of data from a SCSI disk drive to the memory via a local bus. A zero latency DMA controller embodied within the bus bridge snoops the local bus as data is being transferred from the SCSI disk drive to the memory, and thereby allows the data to be sequentially latched within a data FIFO of the bus bridge concurrently with its transfer into the memory. As a result, the requested data may be advantageously provided from the bus bridge to the host computer with reduced delay, while the data continues to be stored within the memory to accommodate high hit rates during subsequent transfers.
信息查询
0/0