发明授权
US5682354A CAS recognition in burst extended data out DRAM 失效
CAS识别突发扩展数据输出DRAM

CAS recognition in burst extended data out DRAM
摘要:
An integrated memory circuit is described which can be operated in a burst access mode. The memory circuit includes an address counter which changes column addresses in one of a number of predetermined patterns. The memory includes generator circuit for generating an internal control signal based upon external column address signals. The generator circuit detects the first active transition of the column address signals and the first inactive transition of the column address signals.
公开/授权文献
信息查询
0/0