发明授权
US5699300A Divided wordline memory arrangement having overlapping activation of wordlines during continuous access cycle 失效
分割的字线存储器布置在连续访问周期期间具有字线重叠的激活

Divided wordline memory arrangement having overlapping activation of
wordlines during continuous access cycle
摘要:
A semiconductor memory device comprising memory cells arranged in a matrix with plural pairs of bit lines to be column addressed and connected to sense amplifiers, and word lines to be row addressed and divided into divisional word lines. Output signals of sense amplifiers selected by the column addressing are transferred to respective data lines. The divisional word lines are time-sequentially activated corresponding to the row addressing with the activated states of any two sequential divisional word lines overlapped for a fractional time of the full activation time. The sense amplifiers are grouped into plural groups with respective common column addresses. Each group of sense amplifiers have their outputs to be applied to respective data lines connected to a serial/parallel converter.
公开/授权文献
信息查询
0/0