发明授权
- 专利标题: Semiconductor memory device capable of reducing power consumption
- 专利标题(中): 能够降低功耗的半导体存储器件
-
申请号: US691151申请日: 1996-08-01
-
公开(公告)号: US5708599A公开(公告)日: 1998-01-13
- 发明人: Hirotoshi Sato , Kunihiko Kozaru
- 申请人: Hirotoshi Sato , Kunihiko Kozaru
- 申请人地址: JPX Tokyo
- 专利权人: Mitsubishi Denki Kabushiki Kaisha
- 当前专利权人: Mitsubishi Denki Kabushiki Kaisha
- 当前专利权人地址: JPX Tokyo
- 优先权: JPX8-089380 19960411
- 主分类号: G11C11/413
- IPC分类号: G11C11/413 ; G11C11/418 ; G11C11/419 ; G11C11/00
摘要:
A reference voltage generated in a Vref1 generating circuit is supplied from a corresponding applied voltage selector to respective backgates of access transistors in each SRAM cell constituting a column which is selected by a column decoder. On the other hand, a substrate voltage generated in a Vbb generating circuit is supplied from a corresponding applied voltage selector to respective backgates of access transistors in each SRAM cell constituting a column which is not selected by the column decoder.
公开/授权文献
信息查询
IPC分类: