A clock generator circuit that produces clock signals at the logic signal transitions at an output in response to a sinewave input control signal derived from an oscillator includes a delay means connected in one of the inverter-amplifier stages to prevent unwanted noise-induced logic transitions at the output, thereby to reduce significantly the adverse effects of oscillator and power supply noise on the clock output signal.